

## QUANTUM ERROR CORRECTION IN SUPERCONDUCTING AND SPIN QUBIT PLATFORMS: EUROPEAN AND SWISS APPROACHES TO FAULT-TOLERANT QUANTUM COMPUTING

Muhammad Umair Sajjad<sup>1\*</sup>, Muhammad Inam Ul Haq<sup>2</sup>, Abdul Rauf<sup>3</sup>, Naeem Ul Hassan<sup>4</sup>,  
Muhammad Uzair Sajjad<sup>5</sup>

<sup>1\*,2,3,4</sup>Department of Electronic Engineering, The Islamia University of Bahawalpur, Pakistan

<sup>5</sup>Ali Murtaza Associates Pvt Ltd, Pakistan

mumairsajjad786@gmail.com<sup>\*1</sup>, engr.m.inamulhaq753@gmail.com<sup>2</sup>, rauf25026@gmail.com<sup>3</sup>,  
engr.naeemulhassan@gmail.com<sup>4</sup>, muzairsajjad786@gmail.com<sup>5</sup>

DOI: <https://doi.org/10.5281/zenodo.18141758>

### Keywords

Quantum error correction, superconducting qubits, spin qubits, fault-tolerant quantum computing, surface codes, stabilizer codes, LDPC codes, coherence times, European quantum technologies, Swiss quantum research.

### Article History

Received on 26 October 2025

Accepted on 14 November 2025

Published on 27 December 2025

Copyright @Author

Corresponding Author: \*

Muhammad Umair Sajjad\*

### Abstract

Quantum error correction (QEC) is essential for achieving scalable and fault-tolerant quantum computing. Superconducting qubits and spin qubits represent the two most advanced and experimentally validated hardware platforms capable of supporting large-scale logical qubit architectures. This review presents a comprehensive analysis of QEC techniques implemented in these platforms, emphasizing contributions from leading European and Swiss research institutions. We examine dominant noise mechanisms, coherence limitations, fidelity constraints, and control challenges that necessitate robust error-correction strategies across diverse physical qubit modalities. Stabilizer codes, surface codes, bosonic encodings, and emerging low-density parity-check (LDPC) codes are evaluated with respect to their feasibility for current hardware capabilities, integration requirements, and long-term scalability toward million-qubit systems. Special attention is given to the work of ETH Zürich, EPFL, IBM Research Zürich, IMEC, CEA-Leti, Chalmers University, and TU Delft, as well as key initiatives under the EU Quantum Flagship, which collectively advance logical qubit demonstrations, cryogenic control electronics, error-mitigated architectures, and CMOS-compatible fabrication technologies. By synthesizing experimental progress with national and regional research roadmaps, this review identifies realistic pathways toward fault-tolerant quantum systems and outlines critical engineering and theoretical challenges that must be addressed to reach the error-correction thresholds required for practical quantum advantage in scientific and industrial applications.

# 1 INTRODUCTION

Quantum computing promises computational capabilities far beyond those of classical systems; however, present-day quantum processors remain highly vulnerable to decoherence, control errors, and environmental noise [1]. These limitations restrict the reliability of quantum algorithms and prevent the execution of deep computational circuits. As a result, the development of fault-tolerant architecture has become essential for enabling scalable quantum computation, ensuring that logical qubits can operate with substantially lower effective error rates than the underlying physical qubits [2].

## 1.1 Motivation: Why Fault-Tolerant Quantum Computing?

Quantum processors are fundamentally limited by decoherence, gate noise, crosstalk, and state-preparation and measurement (SPAM) errors, which degrade quantum information within microseconds [3]. Even in state-of-the-art systems, physical error rates remain far above the thresholds needed for long and deep quantum circuits [4]. Fault-tolerant quantum computing provides a scalable strategy to overcome these limitations by encoding logical qubits across many physical qubits, enabling continuous detection and correction of bit-flip, phase-flip, and leakage errors during computation [5]. Logical qubits can, in principle, operate at error rates exponentially smaller than the underlying hardware, allowing reliable execution of demanding quantum algorithms such as Shor's factoring, Hamiltonian simulation, and quantum chemistry workloads [6].

Surface codes, which are currently the leading approach to fault tolerance, require gate fidelities exceeding 99% and stable nearest-neighbor connectivity within a 2-D qubit lattice [7]. Achieving such conditions necessitates optimization of coherence times, suppression of correlated noise, and precise qubit calibration cycles [8]. Experimental demonstrations of

repeated syndrome extraction and early logical qubit operations in superconducting and spin-qubit architecture provide evidence that scalable fault tolerance is physically achievable [9], [10]. Moreover, large-scale quantum error correction is essential for future quantum advantages in domains such as materials discovery, cryptography, climate modeling, and high-energy physics simulations [11], [12]. Consequently, fault-tolerant quantum computing is now regarded as the central milestone for the next generation of quantum technologies.


## 1.2 Quantum Error Correction as a Strategic Enabler

Quantum error correction (QEC) is the foundational mechanism that enables reliable quantum computation despite the presence of decoherence, crosstalk, and gate-operation imperfections. QEC allows the encoding of logical qubits into higher-dimensional physical qubit spaces, where stabilizer measurements continuously detect and correct errors without collapsing the quantum state [13]. The conceptual workflow of this process incorporating data qubits, syndrome qubits, stabilizer measurements, and classical decoding is illustrated in **Figure 1**, which provides a simplified schematic of a typical QEC cycle used across leading European superconducting and spin-qubit platforms. European and Swiss laboratories including EPFL, ETH Zürich, Delft University of Technology, and IBM Research Zürich have demonstrated repeated syndrome extraction, real-time decoding, and logical-state preservation, establishing QEC as a practical engineering framework rather than solely a theoretical construct [14], [15].

Surface codes remain the dominant QEC approach due to their high error threshold, compatibility with two-dimensional architectures, and suitability for superconducting and spin-qubit platforms widely developed in Europe [16]. architectures

across Europe also include CMOS-compatible spin-qubit architectures at IMEC and EPFL, enabling scalable implementations of QEC-ready qubit arrays. The development of improved measurement fidelity, faster cycle times, and cryogenic control electronics is accelerating progress toward large-scale logical qubits,


particularly within Swiss and EU strategic programs under the Quantum Flagship [17]. As QEC provides the only viable path to long-duration and large-depth quantum algorithms, it is now recognized as the central technological enabler for future fault-tolerant quantum processors.



**Figure 1.** Diagram of a QEC cycle used in European superconducting and spin-qubit platforms. 1.3 Why Focus on Superconducting and Spin Qubits?

Superconducting and spin qubits represent the two most experimentally mature and technologically promising platforms for implementing large-scale quantum error correction (QEC). Their selection is driven by rapid advances in coherence times, fabrication scalability, gate fidelities, and compatibility with surface-code architectures.

European and Swiss institutions—including ETH Zürich, EPFL, Delft University of Technology (QuTech), Chalmers University of Technology, IMEC, and CEA-Leti—have been central to these developments through innovations in device design, materials engineering, cryogenic control, and system-level integration [13], [19]. A comparative schematic of these architectures is illustrated in Fig. 2.



**Figure 2.** Hardware-level comparison of superconducting and spin-qubit platforms optimized for surface-code quantum error correction in leading European laboratories. Both platforms provide distinct advantages: superconducting qubits enable fast gate speeds on the order of 10–50 ns, high-fidelity microwave control, and robust two-dimensional lattice layouts suitable for surface-code patches. Spin qubits, in contrast, operate at nanometer-scale footprints, enabling ultra-dense integration, and support electrically controlled interactions such as exchange coupling and electric-dipole spin resonance (EDSR). These complementary hardware characteristics are essential for evaluating realistic pathways toward fault-tolerant quantum processors capable of supporting surface codes, LDPC codes, and advanced QEC architectures.

### 1.3.1 Superconducting Qubits: Fast, High-Fidelity, and Surface-Code Ready

Superconducting transmon qubits have achieved rapid progress due to advancements in materials, Josephson-junction fabrication, and microwave control technologies. ETH Zürich and IBM Research Zürich have demonstrated repeated rounds of surface-code stabilizer measurements, real-time decoding, and early logical qubit operations using planar superconducting qubit lattices [20], [21]. A major advantage of superconducting qubits is their fast microwave-driven gate operations, typically between 10–50 ns, enabling rapid syndrome extraction cycles essential for meeting QEC threshold requirements.

Recent innovations, including three-dimensional cavity architectures, Purcell-filtered readout resonators, and Josephson parametric amplifiers—

have enabled gate fidelities exceeding 99.9%, significantly reducing logical error propagation [22], [23]. These systems operate at cryogenic temperatures of approximately 10–20 mK within dilution refrigerators, which minimizes thermal population of excited states.

Large-scale superconducting systems also depend on highly efficient cryogenic control of electronics. Europe has pioneered Cryo-CMOS solutions capable of operating at 3–4 K, enabling low-latency signal routing to qubits and reducing wiring overhead—one of the primary engineering barriers to scaling quantum processors [24], [25]. Superconducting platforms remain the leading candidates for near-term QEC demonstrations in European initiatives such as OpenSuperQ and QTUNE [26].

### 1.3.2 Spin Qubits in Silicon and Germanium: Scalable, Low-Power, and CMOS-Compatible

Spin qubits, particularly silicon quantum dots, have gained momentum due to their extremely small physical footprint, typically tens of nanometers—allowing millions of qubits to be integrated on a single chip. EPFL and IMEC have demonstrated CMOS-compatible device architectures based on gate-defined quantum dots fabricated using standard semiconductor processes, achieving high uniformity and reproducibility [27], [28].

Delft’s QuTech group has demonstrated fundamental two-qubit gate mechanisms using exchange coupling, where electrostatic gate voltages modulate the Heisenberg interaction between adjacent spins [29], [30]. Additionally, electric-dipole spin resonance (EDSR) allows coherent control of spin states at high speeds by combining spin-orbit coupling with oscillating electric fields—a technique especially prominent in germanium and silicon hole-spin qubits.

Technical Comparison of Superconducting and Spin Qubits for QEC Requirements  
*Representative values compiled from published experimental and review studies [16], [20], [26], [28].*

Parameter	Superconducting Qubits	Spin Qubits
-----------	------------------------	-------------

Spin qubits traditionally operate in the 50–100 mK temperature range, slightly higher than superconducting qubits, which relaxes cooling requirements and may simplify system integration. Coherence times can reach the millisecond regime in isotopically purified  $^{28}\text{Si}$  due to the elimination of nuclear-spin noise [31]. Recent experiments at the University of Basel and TU Delft have demonstrated scalable architectures with frequency multiplexing, gate sharing, and efficient surface-code tiling [32], [33].

Germanium hole-spin qubits developed by EPFL and ETH Zürich exhibit strong spin-orbit coupling, enabling fast all-electrical qubit manipulation, further improving prospects for QEC-compatible architectures [34]. Their compact size and CMOS compatibility make them ideal candidates for the million-qubit systems envisioned under the European Quantum Flagship [35], [36].

### 1.3.3 Comparative Justification for QEC Research Focus

Superconducting qubits currently lead the field in QEC demonstrations, offering fast gates, stable connectivity graphs, and high-fidelity operations compatible with surface-code cycles. Spin qubits, while slower in raw gate speed, compensate through ultra-high scalability, low power consumption, and compatibility with mature semiconductor manufacturing pipelines.

Superconducting devices remain advantageous for short QEC cycle times, whereas spin qubits are promising for long-term, ultra-large-scale logical qubit arrays. Both platforms receive substantial investment and research contributions from top European laboratories, making them the most realistic and strategically important hardware paths toward full-scale fault-tolerant quantum processors.

**Table 1.** Technical comparison of superconducting and spin qubits for QEC requirements.

Physical qubit type	Transmon (Josephson-junction based)	Electron or hole spin in silicon/germanium quantum dots
Gate fidelity	99.0-99.9% (microwave-driven)	98.0-99.9% (electrical or exchange-driven)
Gate speed	10-50 ns	100 ns - 1 $\mu$ s (depends on control scheme)
Coherence time ( $T_2$ )	50-200 $\mu$ s (improving with materials engineering)	1-10 ms in isotopically purified silicon
Footprint area	Large ( $\sim$ 100-300 $\mu$ m scale per qubit)	Nanometer scale ( $\sim$ 40-100 nm)
Control method	Microwave pulses, resonators, Purcell-filtered readout	All-electrical control, exchange coupling, EDSR, micromagnet gradient
Readout	Microwave resonator readout	Charge/spin sensing, RF reflectometry
Operating temperature	10-20 mK in dilution refrigerator	10-100 mK (higher temperature tolerance than superconducting)
Connectivity	Nearest neighbor in 2D transmon lattices	Linear or 2D dot arrays; configurable via gate electrodes
Surface-code compatibility	Demonstrated in ETH/IBM Zürich devices	Demonstrated conceptually; experimental patches emerging at EPFL/Delft
CMOS compatibility	Limited; custom fabrication needed	Strong; compatible with industrial CMOS processes (IMEC/CEA-Leti)
Scalability potential	Medium (wiring density limits, control overhead)	Very high (small footprint + CMOS integration)
Power consumption	High due to microwave electronics	Very low (electrical gating consumes minimal power)
Cryogenic control integration	Rapid progress (Cryo-CMOS, ETH/EPFL research)	Strong fit for cryogenic CMOS integration
Current EU/Swiss leaders	ETH Zürich, IBM Research Zürich, Chalmers	EPFL, IMEC, TU Delft, CEA-Leti, University of Basel
QEC demonstration maturity	Most advanced: repeated stabilizer cycles, early logical qubits	Growing: fast gates, high coherence, emerging QEC demonstrations

#### 1.4 Why Europe and Switzerland? (Horizon Europe, ETH Domain, Quantum Flagship)

Europe and Switzerland have emerged as global leaders in the development of quantum technologies, particularly within the domains of quantum error correction (QEC), advanced qubit platforms, and cryogenic control engineering. Their strategic advantage derives from large-scale, long-term research initiatives such as Horizon

Europe, the European Quantum Flagship, and the ETH Board/ETH Domain research programs, all of which provide substantial, coordinated funding for superconducting and spin-qubit hardware development [37]. These programs support cross-institutional collaborations that bring together universities, national laboratories, and industrial semiconductor partners, creating a uniquely integrated research ecosystem.


Switzerland, driven by ETH Zürich, EPFL, and IBM Research Zürich, plays a central role in pioneering high-coherence superconducting circuits, cryogenic CMOS electronics, and early logical-qubit demonstrations. ETH Zürich has produced repeated-cycle surface-code experiments and state-of-the-art qubit fabrication technologies, while EPFL has led advances in silicon and germanium spin-qubit architectures compatible with industrial CMOS processes [38]. Similarly, European institutions such as Delft University of Technology (QuTech), IMEC, CEA-Leti, Chalmers University, and the University of Basel provide expertise ranging from scalable semiconductor nanofabrication to high-fidelity control electronics [39].

The Quantum Flagship further accelerates progress by coordinating large multi-partner projects such as OpenSuperQ, QLSI, and QTUNE—that aim to build fault-tolerant quantum processors through

shared roadmaps, common technology benchmarks, and open-access fabrication infrastructures [40]. These coordinated European and Swiss efforts create a strong foundation for advancing QEC-ready quantum hardware and position the region as a major contributor to the global pursuit of scalable, fault-tolerant quantum computing.

## 2 QUANTUM ERROR SOURCES AND NOISE MODELS

Quantum processors are inherently sensitive to a wide range of physical noise processes that degrade coherence, limit gate fidelities, and reduce the accuracy of quantum error correction (QEC). Understanding these errors is essential for evaluating the performance of superconducting and spin-qubit platforms and for designing noise-tailored QEC strategies [41]. **Figure 3.** provides a comparative overview of the dominant noise sources affecting superconducting Transmon and silicon-based spin qubits.



**Figure 3.** Quantum noise mechanisms in superconducting and spin-qubit systems, including relaxation, dephasing, and crosstalk.

## 2.1 Physical Noise in Quantum Systems

Quantum systems experience several fundamental noise mechanisms that arise from environmental coupling, material imperfections, and device-level control constraints.

### Relaxation ( $T_1$ )

Relaxation corresponds to spontaneous energy decay from  $|1\rangle$  to  $|0\rangle$ .

This is described by the **amplitude damping channel**:

$$E_0 = \begin{pmatrix} 1 & 0 \\ 0 & \sqrt{1-\gamma} \end{pmatrix}, E_1 = \begin{pmatrix} 0 & \sqrt{\gamma} \\ 0 & 0 \end{pmatrix},$$

Where  $\gamma = 1 - e^{-t/T_1}$ .

### Dephasing ( $T_2$ )

Dephasing leads to loss of phase coherence without energy exchange.

$$\rho(t) = \begin{pmatrix} \rho_{00} & \rho_{01}e^{-t/T_2} \\ \rho_{10}e^{-t/T_2} & \rho_{11} \end{pmatrix}.$$

This dominates in spin-qubit systems due to charge noise, hyperfine interactions, and magnetic-field fluctuations.

### Crosstalk

A coherent error where control signals acting on qubit  $i$  affect qubit  $j$ :

$$H_{\text{err}} = \epsilon_{ij} \sigma_x^{(i)} \sigma_x^{(j)},$$

with coupling coefficient  $\epsilon_{ij}$ .

### Charge and magnetic noise

In spin qubits, qubit frequency noise follows:

$$\delta\omega = \frac{\partial\omega}{\partial V_g} \delta V_g + \frac{\partial\omega}{\partial B} \delta B,$$

Where  $V_g$  is gate voltage and  $B$  is magnetic field.

### Phonon interactions

Relaxation due to phonon emission is typically modeled by:

$$\Gamma_{\text{ph}} \propto |g_{\text{q-ph}}|^2 D(\omega),$$

where  $D(\omega)$  is the phonon density of states.

## 2.2 Dominant Noise Channels

Noise processes can be abstracted into standard quantum channels.

### 1) Amplitude Damping Channel

Already introduced above; it acts on

$$\mathcal{E}_{AD}(\rho) = E_0\rho E_0^\dagger + E_1\rho E_1^\dagger.$$

### 2) Phase Damping Channel

Models' loss of coherence:

$$\mathcal{E}_{PD}(\rho) = \begin{pmatrix} \rho_{00} & (1-\lambda)\rho_{01} \\ (1-\lambda)\rho_{10} & \rho_{11} \end{pmatrix},$$

where  $\lambda = 1 - e^{-t/T_2}$ .

### 3) Depolarizing Channel

A common model used in QEC thresholds [42]:

$$\mathcal{E}_{\text{dep}}(\rho) = (1-p)\rho + \frac{p}{3}(X\rho X + Y\rho Y + Z\rho Z).$$

This corresponds to a uniform Pauli error distribution.

## 2.3 Noise Characterization Methods

Accurate characterization is essential for optimizing control and QEC cycle design.

### Quantum Process Tomography (QPT)

Reconstructs the full process matrix defined by:

$$\mathcal{E}(\rho) = \sum_{mn} \chi_{mn} E_m \rho E_n^\dagger.$$

It is precise but suffers from SPAM sensitivities.

### Randomized Benchmarking (RB)

RB measures the **average gate fidelity**:

$$F_{\text{avg}} = 1 - \frac{r}{d},$$

where  $r$  is the RB decay parameter and  $d$  is system dimension.

### Cycle Benchmarking (CB)

Used at IBM Zürich for evaluating QEC cycle performance [42].

Cycle error rate is extracted via:

$$P(k) = A(1 - \epsilon_{\text{cycle}})^k + B,$$

where  $K$  is the number of QEC cycles.

CB is essential for repeated surface-code stabilizer measurements.


### 3 PRINCIPLES OF QUANTUM ERROR CORRECTION

#### 3.1 Stabilizer Codes

Stabilizer codes form the theoretical foundation of most modern QEC schemes. A stabilizer code is defined by an Abelian subgroup of the Pauli group,

where the code space corresponds to the joint +1 eigenspace of all stabilizer operators. Errors are detected by measuring stabilizers, producing a **syndrome** that uniquely identifies the error up to equivalence classes.

Stabilizer formalism provides a unifying language for many QEC codes, including surface codes, color codes, and concatenated codes. The encoding of a logical qubit within this framework is illustrated in **Fig. 4**, where logical operators commute with all stabilizers but act nontrivially on the encoded subspace.



**Figure 4.** Logical qubits encoding in a stabilizer code, showing data qubits, ancilla qubits, and X/Z stabilizer operators.


#### 3.2 Surface Code

The surface code is the most widely studied QEC code due to its high fault-tolerance threshold and compatibility with two-dimensional nearest-neighbor architectures. Physical qubits are arranged

on a 2D lattice, where **data qubits** store quantum information and **ancilla (syndrome) qubits** are used to measure stabilizers corresponding to plaquette and vertex operators.

Surface codes tolerate relatively high physical error rates ( $\approx 1\%$ ) and rely only on local interactions, making them particularly suitable for superconducting and spin-qubit hardware. The

structure of a typical surface-code lattice, showing data and ancilla qubits and their connectivity, is depicted in Fig. 5.



**Figure 5.** Surface-code lattice illustrates the arrangement of data qubits and ancilla qubits used for stabilizer measurements.

### 3.3 Color Codes

Color codes generalize surface-code concepts by defining stabilizers on multi-colored lattices, enabling transversal implementation of a larger set of logical gates. These codes offer advantages in logical gate synthesis but typically require more complex connectivity and higher-weight stabilizers. European research groups, particularly in **Barcelona** and **Paris**, have contributed significantly to theoretical and experimental developments of color codes, including fault-tolerant gate constructions and decoding algorithms. While more demanding experimentally, color codes remain promising for architectures where connectivity constraints can be relaxed.

### 3.4 Concatenated Codes

Concatenated codes achieve error suppression by recursively encoding qubits within smaller QEC codes, such as the Steane or Shor codes. Each level of concatenation exponentially suppresses logical error rates, provided the physical error rate remains below a threshold.

Although concatenated codes were central to early fault-tolerance theory, their high qubit overhead and non-local gate requirements limit scalability. As a result, they are less favored in current large-scale hardware efforts but remain important for theoretical analysis and hybrid coding strategies.

### 3.5 LDPC Codes

Low-Density Parity-Check (LDPC) quantum codes represent an emerging direction in QEC research, particularly within Europe. These codes feature

sparse stabilizer checks and promise asymptotically lower qubit overhead compared to surface codes. Unlike two-dimensional topological codes, quantum LDPC codes allow constant rate encoding while maintaining logarithmic or polynomial distance scaling, significantly reducing the number of physical qubits required per logical qubit.

Recent European research efforts focus on the development of quantum LDPC codes that combine scalable constructions with efficient decoding strategies, offering potential pathways

toward more resource-efficient fault-tolerant quantum computing. As summarized in **Table 2**, LDPC codes exhibit substantially lower qubit overhead than surface codes but introduce higher decoder complexity and non-local connectivity requirements. While experimental realization remains challenging due to hardware constraints and decoding overhead, LDPC codes are increasingly viewed as a key long-term alternative to surface-code-based architectures for large-scale quantum processors.

**Table 2.** Complexity Comparison of Major Quantum Error Correction Codes  
Comparison based on established theoretical analyses of quantum error-correction codes [2], [11], [14], [35].

Code Type	Qubit Overhead	Error Threshold	Connectivity Requirement	Decoder Complexity	Suitability for Near-Term Hardware
Stabilizer Codes (general)	Moderate to high (depends on code)	Code-dependent	Code-dependent	Moderate	Medium
Surface Code	High ( $\approx d^2$ physical qubits per logical qubit)	High ( $\approx 1\%$ )	2D nearest-neighbor only	Moderate (e.g., MWPM decoder)	High (most practical today)
Color Codes	Higher than surface code	Moderate ( $\approx 0.1\text{--}0.3\%$ )	Higher connectivity (multi-body stabilizers)	High	Medium-Low
Concatenated Codes	Very high (exponential with levels)	Moderate to high	Long-range / non-local gates	Low-Moderate	Low
Quantum LDPC Codes	Low (constant or logarithmic overhead)	Lower (current designs)	Sparse but non-local	High (advanced decoding needed)	Low (long-term potential)

#### 4 SUPERCONDUCTING QUBITS: TECHNOLOGY AND QEC IMPLEMENTATION

Superconducting qubits constitute one of the most advanced and experimentally validated platforms for quantum error correction (QEC). Their rapid gate speeds, high-fidelity control, and compatibility with two-dimensional lattice geometries make them

particularly well suited for surface-code-based fault-tolerant quantum computing. European and Swiss institutions have played a central role in advancing both the hardware technology and QEC demonstrations using superconducting circuits.

##### 4.1 Overview of Transmon Qubits

Transmon qubits are superconducting charge qubits operated in a regime where sensitivity to

charge noise is exponentially suppressed. They are typically fabricated using aluminum Josephson junctions on silicon or sapphire substrates,

**Fabrication:**

European facilities such as CEA-Leti, ETH Zürich, and Chalmers University have achieved high reproducibility and low-loss fabrication through improved materials processing, substrate treatment, and junction uniformity.

**Coherence Times:**

State-of-the-art transmon qubits routinely achieve relaxation times  $T_1$  and dephasing times  $T_2$  in the range of 50–300  $\mu\text{s}$ , with continued improvements driven by surface-loss mitigation and dielectric engineering.

**Microwave Control:**

Transmons are controlled using microwave pulses for single- and two-qubit gates and dispersive readout via superconducting resonators. This well-established microwave control infrastructure enables fast gate operations (10–50 ns) and supports repeated stabilizer measurements required for QEC.


**4.2 Quantum Error Correction in Superconducting Platforms**

employing electron-beam lithography and shadow evaporation techniques.

Superconducting qubits currently enable the most advanced experimental demonstrations of quantum error correction (QEC). Early implementations focused on one-dimensional repetition codes, which were used to detect and suppress dominant bit-flip or phase-flip errors, demonstrating exponential suppression of logical error rates with increasing code distance.

More recent efforts have shifted toward two-dimensional surface codes, which require repeated stabilizer measurements using dedicated ancilla qubits. Research groups at Google Quantum AI, ETH Zürich, and IBM Research Europe have independently demonstrated multi-round stabilizer cycles, real-time decoding, and early logical-qubit behavior in planar superconducting lattices. These experiments provide critical validation of surface-code operation under realistic noise conditions.

A conceptual schematic of a superconducting-qubit QEC cycle—including stabilizer measurement, syndrome extraction, classical decoding, and feedback—is illustrated in Fig. 6.



**Figure 6.** Superconducting-qubit quantum error-correction cycle.

### 4.3 European and Swiss Leadership in Superconducting QEC

Europe and Switzerland host several globally leading research centers in superconducting quantum computing.

#### ETH Zürich:

ETH Zürich has demonstrated error-detected logical qubits, bosonic encoding schemes, and advanced cryogenic control techniques, contributing significantly to fault-tolerant architectures beyond standard surface codes.

#### IBM Research Zürich:

IBM Research Zürich has pioneered cycle benchmarking, surface-code stabilizer experiments, and system-level integration of superconducting processors with classical control hardware.

#### Chalmers University (Sweden):

Chalmers has achieved some of the highest reported coherence times for transmon qubits, driven by materials optimization and novel resonator designs.

#### CEA-Leti (France):

CEA-Leti provides advanced fabrication infrastructure and industrial-scale process control, enabling reproducible superconducting qubit manufacturing essential for scaling QEC experiments.

Representative coherence benchmarks from major European superconducting platforms are summarized in **Table 3**.

**Table 3.** Coherence Time Benchmarks for Superconducting Qubits at Leading European Institutions

Institution	Qubit Type	$T_1$ (Relaxation Time)	$T_2$ (Dephasing Time)	Fabrication Technology Highlights /
ETH Zürich (Switzerland)	Fixed- and tunable-frequency	80–200 $\mu\text{s}$	60–150 $\mu\text{s}$	Low-loss materials, surface treatment,

	transmons			bosonic encoding, cryogenic control integration
IBM Research Zürich (Switzerland)	Tunable transmon qubits	100–300 $\mu\text{s}$	80–200 $\mu\text{s}$	Surface-code-compatible layouts, cycle benchmarking, high-fidelity readout
Chalmers University of Technology (Sweden)	3D and planar transmons	150–400 $\mu\text{s}$	120–300 $\mu\text{s}$	Advanced materials engineering, high-Q resonators, record coherence demonstrations
CEA-Leti (France)	Industrial-grade planar transmons	50–120 $\mu\text{s}$	40–100 $\mu\text{s}$	CMOS-compatible fabrication, process uniformity, scalability-oriented manufacturing

## 5 Spin Qubits: Technology And Qec Implementation


Spin qubits constitute a highly promising platform for scalable quantum error correction due to their compact physical size, long coherence times, and compatibility with industrial semiconductor fabrication processes. In contrast to superconducting qubits, spin qubits leverage the spin degree of freedom of electrons or holes confined in semiconductor structures, enabling dense qubit integration and low-power operation. European and Swiss institutions have played a leading role in advancing spin-qubit technology toward QEC-compatible architectures.

### 5.1 Silicon and Germanium Quantum Dots

Silicon and germanium quantum-dot spin qubits encode quantum information in the spin state of a

single electron or hole confined by electrostatic gate potentials. These systems benefit from mature semiconductor processing, isotopic purification, and compatibility with complementary metal-oxide-semiconductor (CMOS) technologies.

Silicon quantum-dot spin qubits exhibit long coherence times, particularly in isotopically enriched  $^{28}\text{Si}$  substrates where hyperfine interactions are strongly suppressed. Germanium hole-spin qubits, developed primarily in Switzerland, offer strong spin-orbit coupling, enabling fast all-electrical qubit control without the need for large magnetic field gradients [42]. The physical layout and gate-defined confinement of a typical quantum-dot spin-qubit device are illustrated in Fig. 7.



**Figure 7.** Quantum-dot spin-qubit architecture with gate-defined confinement and spin readout.

### 5.2 Donor Spin Qubits

Donor spin qubits encode quantum information in the electron or nuclear spin of dopant atoms, such as phosphorus, embedded in silicon [41]. These systems offer exceptionally long coherence times, with nuclear-spin coherence extending into the second regime under optimized conditions.

Collaborative efforts between European groups—particularly TU Delft—and international partners such as UNSW have demonstrated high-fidelity control and readout of donor spins using single-electron transistors and spin-to-charge conversion techniques. While donor qubits present challenges in precise placement and scalability, they provide an important testbed for studying error mechanisms and QEC strategies in ultra-low-noise environments.

### 5.3 Error Correction Strategies for Spin Qubits

Due to hardware constraints and connectivity limitations, QEC implementations for spin qubits

often differ from those used in superconducting platforms.

#### **Exchange-only encoding:**

Logical qubits are encoded across multiple physical spins using exchange interactions, eliminating the need for local magnetic control and reducing sensitivity to certain noise sources.

#### **Decoherence-free subspaces:**

By encoding information in symmetric multi-spin states, spin qubits can suppress collective noise mechanisms such as global magnetic field fluctuations.

#### **Small-distance QEC demonstrations:**

European groups have experimentally demonstrated error detection and correction using minimal qubit resources, including repetition-code-like schemes and few-qubit stabilizer measurements [43].

These experiments represent critical steps toward scalable surface-code or LDPC-based implementations in spin systems.

#### 5.4 European and Swiss Leadership in Spin-Qubit QEC

Europe and Switzerland host several of the world's leading spin-qubit research centers.

##### EPFL (Switzerland):

EPFL has pioneered CMOS-compatible silicon and germanium spin-qubit platforms, demonstrating scalable gate architectures, fast electrical control, and compatibility with industrial fabrication processes.

##### University of Basel (Switzerland):

The University of Basel has achieved record-low noise levels in hole spin qubits, enabling long coherence times and high-fidelity qubit manipulation.

##### TU Delft (Netherlands):

TU Delft has demonstrated large-scale spin-qubit arrays and advanced control techniques, positioning spin qubits as viable candidates for surface-code-compatible architectures.

##### IMEC (Belgium):

IMEC provides world-leading semiconductor fabrication infrastructure, enabling reproducible, CMOS-compatible spin-qubit devices essential for large-scale QEC integration.

A comparison of major European spin-qubit platforms, highlighting coherence, scalability, and QEC readiness, is summarized in **Table 4**.

**Table 4. Comparison of Leading European Spin-Qubit Platforms**

*Representative platform characteristics and coherence benchmarks compiled from published experimental studies and landmark spin-qubit literature [41]–[43].*

Institution / Platform	Qubit Type	Typical Coherence Time ( $T_2$ )	Control Method	Scalability Status	QEC Readiness / Focus
EPFL (Switzerland)	Silicon and germanium quantum-dot spin qubits	1–5 ms (Si), ~1 ms (Ge hole spins)	All-electrical control (EDSR, exchange coupling)	Medium–High (CMOS-compatible layouts)	Surface-code compatibility, scalable gate architectures
University of Basel (Switzerland)	Germanium hole spin qubits	1–10 ms (low magnetic-noise regime)	Electric-dipole spin resonance (strong spin-orbit coupling)	Medium	Low-noise qubits, coherence optimization for QEC
TU Delft / QuTech (Netherlands)	Silicon quantum-dot spin qubits	0.5–3 ms	Exchange coupling, micromagnet-assisted control	High (2D arrays demonstrated)	Small-distance QEC, surface-code-oriented layouts
IMEC (Belgium)	CMOS-compatible silicon spin qubits	0.1–1 ms	Gate-defined electrical control	Very High (industrial CMOS scaling)	Large-scale integration, QEC-ready fabrication
CEA-Leti (France)	Semiconductor spin-qubit test structures	0.1–1 ms (device-dependent)	Electrical gating, charge-spin conversion	High	Process uniformity, manufacturability for QEC hardware

## 6 COMPARATIVE ANALYSIS: SUPERCONDUCTING VS SPIN QUBITS FOR QEC

Superconducting and spin qubits represent complementary technological pathways toward fault-tolerant quantum computing. While superconducting platforms currently lead experimental quantum error correction (QEC) demonstrations, spin qubits offer compelling long-term advantages in scalability and integration. This section provides a structured comparison of the two platforms with respect to QEC-relevant metrics, highlighting realistic trade-offs and future directions.

### 6.1 Fidelity Requirements for Logical Qubits

Fault-tolerant quantum computation requires physical gate fidelities to exceed stringent thresholds determined by the underlying QEC code. Superconducting qubits have demonstrated single- and two-qubit gate fidelities exceeding 99.9%, enabling repeated surface-code stabilizer cycles and early logical-qubit operation. Spin qubits have recently approached comparable fidelities, particularly in silicon-based quantum dots, though achieving uniform high fidelity across large arrays remains challenging. The fidelity requirements and current experimental status of both platforms are summarized in Table 5 [44].

**Table 5.** Comparison of superconducting and spin-qubit maturity for quantum error correction.

Criterion	Superconducting Qubits	Spin Qubits
Physical maturity	Most experimentally mature qubit platform with multi-chip processors	Rapidly maturing; smaller scale but accelerating progress
Single-qubit gate fidelity	Very high (>99.9% demonstrated)	High ( $\approx 99-99.9\%$ in optimized devices)
Two-qubit gate fidelity	High ( $\approx 99-99.5\%$ )	Improving ( $\approx 98-99.5\%$ , device-dependent)
Gate speed	Very fast (10–50 ns)	Moderate (100 ns–1 $\mu$ s)
Coherence time ( $T_2$ )	Moderate (50–200 $\mu$ s typical)	Long (1–10 ms in isotopically purified materials)
QEC demonstrations	Repeated stabilizer cycles, surface-code patches, early logical qubits	Small-distance error detection, few-qubit stabilizers
Surface-code readiness	Demonstrated experimentally	Conceptually established; experimental scaling ongoing
Qubit footprint	Large (hundreds of micrometers)	Extremely small (tens of nanometers)
Fabrication scalability	Limited by custom processes and wiring density	Strong due to CMOS compatibility and semiconductor tooling
Control infrastructure	Microwave control, complex RF wiring	Predominantly electrical control, lower power
Cryogenic requirements	Ultra-low temperature ( $\approx 10-20$ mK)	Higher tolerance ( $\approx 50-100$ mK)
Decoder integration	Real-time decoding demonstrated	Active research; integration under development
Near-term QEC outlook	Best platform for near-term fault-tolerant prototypes	Promising for medium-to-long-term scaling
Million-qubit feasibility	Challenging due to wiring and	More realistic long-term pathway

## 6.2 Gate Speed vs Noise Trade-Offs

Superconducting qubits benefit from extremely fast gate operations, typically in the 10–50 ns range, which reduces exposure to low-frequency noise during computation. However, they are more susceptible to dielectric loss, quasiparticles, and microwave crosstalk. In contrast, spin qubits exhibit slower gate speeds (hundreds of nanoseconds to microseconds) but offer significantly longer coherence times, particularly in isotopically purified silicon. This trade-off between gate speed and noise resilience plays a central role in determining QEC cycle duration and logical error rates [45].

## 6.3 Fabrication Scalability


Scalability is a defining challenge for fault-tolerant quantum systems. Superconducting qubits require custom fabrication processes and large device footprints, limiting qubit density and increasing wiring complexity. Spin qubits, by contrast, are compatible with advanced CMOS fabrication techniques and benefit from nanometer-scale footprints, making them strong candidates for dense qubit integration. European semiconductor research centers, particularly IMEC and CEA-Leti, have demonstrated wafer-scale fabrication approaches that strongly favor spin-qubit scalability [44].

## 6.4 Wiring and Cryostat Challenges

Large-scale QEC implementations impose severe constraints on cryogenic infrastructure. Superconducting platforms require extensive microwave wiring and operate at temperatures near 10 mK, placing significant demands on dilution refrigerators. Spin qubits can tolerate higher operating temperatures (up to  $\sim 100$  mK) and rely primarily on electrical control, enabling reduced wiring density and improved cryogenic efficiency. Cryogenic CMOS control electronics are emerging as a critical enabling technology for both platforms, with European groups playing a leading role in this area [46].

## 6.5 Realistic Pathways to a Million-Qubit System

Achieving a million-qubit fault-tolerant quantum processor will likely require hybrid strategies that combine the near-term strengths of superconducting qubits with the long-term scalability of spin-based systems. Superconducting platforms are expected to continue leading near-term logical-qubit demonstrations, while spin qubits offer a more realistic route toward ultra-large-scale integration. **Figure 8** provides a qualitative comparison of key performance dimensions, illustrating how each platform occupies a distinct region of the design space.




**Figure 8.** Spider-chart comparison of superconducting and spin-qubit platforms across fidelity, scalability, operating temperature, and gate speed.

## 7 EUROPEAN AND SWISS NATIONAL STRATEGIES FOR FAULT-TOLERANT QUBITS

Europe and Switzerland have established coordinated national and transnational strategies aimed at achieving fault-tolerant quantum computing through sustained investment in quantum hardware, quantum error correction (QEC), and large-scale system integration. These

strategies emphasize close coupling between academic research, national laboratories, and industrial partners, with a strong focus on superconducting and spin-qubit platforms [48]. An overview of the major European and Swiss institutions contributing to quantum error correction and fault-tolerant qubit research is shown in **Fig. 9**.



**Figure 9.** Leading European and Swiss institutions for quantum error correction research.

### 7.1 Swiss Quantum Initiative (SERI, ETH Board)

Switzerland plays a central role in European quantum technologies through coordinated efforts led by the Swiss State Secretariat for Education, Research and Innovation (SERI) and the ETH Board. The ETH Domain—including ETH Zürich, EPFL, and affiliated research institutes—has prioritized fault-tolerant quantum computing as a strategic research objective. Key efforts include superconducting-qubit QEC experiments at ETH Zürich and CMOS-compatible spin-qubit development at EPFL, supported by long-term national funding frameworks [47]. These initiatives enable sustained progress from fundamental qubit physics to scalable, QEC-ready architectures.

### 7.2 EU Quantum Flagship and EuroQCI

At the European level, the Quantum Flagship program under Horizon Europe represents one of

the world’s largest coordinated investments in quantum technologies. The program explicitly targets fault-tolerant quantum computing by supporting research on QEC codes, scalable qubit platforms, and cryogenic control electronics [48]. In parallel, the European Quantum Communication Infrastructure (EuroQCI) complements computing efforts by advancing quantum-secure communication and quantum networking, providing an integrated ecosystem in which fault-tolerant processors can operate as secure computational nodes.

### 7.3 Large-Scale European Research Projects

Several flagship projects directly address the challenge of QEC and scalable qubit systems:

#### **OpenSuperQ (Zurich-led):**

Focuses on superconducting quantum processors, surface-code demonstrations, and system-level integration of control electronics and decoding.

#### **QLSI (Quantum Large-Scale Integration):**

Targets scalable spin-qubit architectures, emphasizing CMOS compatibility, uniformity, and QEC-ready qubit arrays.

#### **QTUNE:**

Develops cross-platform error mitigation and correction strategies, including calibration, noise characterization, and decoding methods applicable to both superconducting and spin-qubit systems.

These projects illustrate Europe's multi-platform approach to fault tolerance, reducing technological risk while accelerating progress toward logical qubits [49].

#### **7.4 Industrial Players and Technology Transfer**

Industrial participation is a defining feature of European and Swiss quantum strategies. **IBM Europe (Zurich)** contributes superconducting hardware, surface-code research, and benchmarking methodologies. **IQM Quantum Computers (Finland)** focuses on superconducting processors designed for near-term QEC experiments and modular scaling. **Zurich Instruments** provides high-performance control and measurement electronics essential for fast feedback and real-time QEC cycles. Together, these companies bridge the gap between laboratory demonstrations and deployable fault-tolerant quantum systems [7].

## **8 THE PATH TO FAULT-TOLERANT QUANTUM COMPUTING**

Achieving fault-tolerant quantum computing represents the central milestone separating current noisy intermediate-scale quantum (NISQ) devices from practically useful quantum processors. While significant progress has been made in qubit coherence, gate fidelity, and quantum error correction (QEC), multiple system-level challenges remain. This section synthesizes theoretical foundations, recent European demonstrations, and technological bottlenecks to outline realistic pathways toward scalable fault-tolerant quantum systems.

### **8.1 Threshold Theorem in Practice**

The quantum fault-tolerance threshold theorem establishes that arbitrarily long quantum computations are possible provided that physical error rates remain below a code-dependent threshold. In practice, however, reaching and sustaining these thresholds requires simultaneous optimization of gate fidelity, measurement accuracy, qubit connectivity, and classical decoding latency. While surface codes offer relatively high error thresholds ( $\approx 1\%$ ), experimental systems must also contend with correlated noise, leakage errors, and non-ideal control, which reduce effective margins. Bridging the gap between theoretical thresholds and real hardware therefore remains a central focus of contemporary QEC research.

### **8.2 Logical Qubit Demonstrations in Europe**

Europe has achieved several notable milestones in logical qubit demonstrations, particularly in superconducting platforms. Research groups at ETH Zürich and IBM Research Europe have demonstrated repeated stabilizer measurements, error-detected logical qubits, and early surface-code patches. Parallel efforts in spin-qubit platforms at EPFL, TU Delft, and the University of Basel have realized small-distance error detection and high-coherence multi-qubit registers. Although these demonstrations remain far from large-scale fault tolerance, they represent critical experimental validation of QEC concepts under realistic noise conditions.

### **8.3 Cryogenic Control Electronics (IMEC, ETH Zürich)**

As qubit counts scale, classical control and readout electronics become a dominant system bottleneck. Cryogenic control electronics—operating at temperatures compatible with qubit environments—have emerged as a key enabling technology. European institutions such as IMEC and ETH Zürich have pioneered cryogenic CMOS (Cryo-CMOS) circuits capable of generating control pulses, multiplexing readout signals, and

interfacing with classical processors at millikelvin temperatures. These developments are essential for reducing wiring complexity, minimizing latency, and enabling real-time QEC feedback in large-scale systems.

#### **8.4 Packaging and Integration Challenges**

Beyond qubit performance, packaging and system integration pose major challenges for fault-tolerant architectures. Superconducting systems require complex three-dimensional integration of qubits, resonators, interposers, and microwave routing, while spin-qubit platforms must address precise gate alignment, crosstalk suppression, and thermal management. Advanced packaging techniques—including flip-chip bonding, 3D integration, and wafer-scale fabrication—are increasingly viewed as critical components of future quantum processors. Addressing these challenges will require close collaboration between quantum physicists, microelectronics engineers, and industrial fabrication facilities.

#### **8.5 2030 Outlook: Europe vs. United States vs. Asia**

Looking toward 2030, global efforts toward fault-tolerant quantum computing are expected to diverge in emphasis rather than converge on a single approach. The United States continues to lead in large-scale superconducting quantum processors and industrial deployment, driven by major technology companies. Asia, particularly China and Japan, is investing heavily in quantum hardware diversification and national infrastructure. Europe's distinguishing strength lies in its coordinated, multi-platform strategy that integrates superconducting and spin-qubit research with advanced semiconductor manufacturing and cryogenic electronics. This balanced ecosystem positions Europe and Switzerland as key contributors to the global realization of fault-tolerant quantum computing.

### **9 OPEN CHALLENGES AND FUTURE DIRECTIONS**

Despite rapid experimental progress in qubit coherence, gate fidelity, and quantum error correction (QEC) demonstrations, several fundamental challenges must be addressed before fault-tolerant quantum computing can be realized at scale. This section highlights key open problems and emerging research directions that are likely to shape the next decade of QEC development.

#### **9.1 Scalable Error Correction Architectures**

A central challenge in QEC is the transition from small-distance demonstrations to architectures capable of supporting thousands or millions of physical qubits. While surface codes provide a robust and experimentally accessible framework, their large qubit overhead and strict connectivity requirements impose significant scaling constraints. Future architectures must address issues of modularity, interconnect scalability, and efficient syndrome extraction across large qubit arrays. Hierarchical and modular QEC designs—where logical qubits are constructed from interconnected error-corrected subsystems—represent a promising direction for reducing architectural complexity.

#### **9.2 Multi-Qubit and Correlated Noise Models**

Most theoretical QEC analyses assume independent and identically distributed noise; however, real quantum hardware exhibits correlated errors arising from crosstalk, shared control electronics, and environmental coupling. These correlations can significantly degrade QEC performance and invalidate threshold assumptions. Developing accurate multi-qubit noise models and incorporating them into decoder design remains an open challenge. Advances in noise spectroscopy, cycle benchmarking, and system-level characterization will be essential for bridging the gap between idealized models and realistic hardware behavior.

#### **9.3 Beyond Surface Codes: Quantum LDPC Codes**

While surface codes currently dominate experimental QEC research, their high qubit

overhead motivates the exploration of alternative coding strategies. Quantum low-density parity-check (LDPC) codes have emerged as a promising candidate due to their potential for constant-rate encoding and reduced overhead. Recent theoretical advances suggest that LDPC codes may enable more resource-efficient fault-tolerant architectures, particularly for large-scale systems. However, their practical implementation poses challenges related to complex stabilizer measurements, non-local connectivity, and decoder scalability. Continued progress in this area could fundamentally reshape the design space of future QEC architecture.

#### 9.4 Hybrid QEC Approaches

Hybrid error correction strategies that combine multiple QEC paradigms are gaining increasing attention. Examples include integrating bosonic codes with surface codes, combining error mitigation techniques with active QEC, or using different codes at different hierarchy levels within a quantum processor. Such hybrid approaches may exploit the strengths of each method—such as low overhead, high thresholds, or noise bias—to achieve improved performance under realistic hardware constraints. Designing coherent frameworks for hybrid QEC remains an open research frontier.

#### 9.5 Machine-Learning-Assisted Error Mitigation and Decoding

Machine learning (ML) techniques are emerging as powerful tools for improving QEC performance, particularly in decoding and noise adaptation. ML-based decoders can learn hardware-specific noise patterns, adapt to time-varying error rates, and potentially outperform traditional heuristic decoders in complex noise environments. In addition, ML-assisted error mitigation methods may complement QEC by reducing effective error rates prior to full fault tolerance. Key challenges include training scalability, interpretability, and integration with real-time classical control systems. Nonetheless, ML-assisted approaches are expected

to play an increasingly important role in future QEC implementations.

## 10 CONCLUSION

Quantum error correction (QEC) remains the central enabling technology for realizing scalable, fault-tolerant quantum computing. This review has examined the theoretical foundations of QEC, dominant noise mechanisms, and practical implementation strategies across the two most advanced hardware platforms—superconducting and spin qubits. While superconducting qubits currently lead in experimental QEC demonstrations due to fast gate operations and high control fidelity, spin qubits offer compelling long-term advantages in scalability, energy efficiency, and compatibility with industrial semiconductor fabrication.

Europe and Switzerland have emerged as global leaders in the development of fault-tolerant quantum technologies through coordinated national strategies, large-scale European initiatives, and close integration of academic and industrial efforts. Institutions within the ETH Domain, along with European flagship programs and industrial partners, have driven significant progress in logical-qubit demonstrations, cryogenic control electronics, and QEC-ready fabrication technologies. This multi-platform and system-oriented approach reduces technological risk and accelerates the transition from laboratory-scale experiments to deployable quantum processors.

Looking forward, future research must address open challenges in scalable QEC architectures, correlated noise modeling, advanced coding schemes beyond surface codes, and efficient classical control and decoding. Hybrid QEC strategies and machine-learning-assisted techniques are expected to play an increasingly important role in adapting error correction to realistic hardware constraints. Continued investment and coordination across Europe and

Switzerland will be critical for advancing fault-tolerant quantum computing and for maintaining leadership in this strategically important field.

## REFERENCES

- [1] J. Preskill, “Quantum Computing in the NISQ Era and Beyond,” *Quantum*, vol. 2, p. 79, 2018. DOI: 10.22331/q-2018-08-06-79
- [2] A. G. Fowler, M. Mariantoni, J. M. Martinis, and A. N. Cleland, “Surface codes: Towards practical large-scale quantum computation,” *Phys. Rev. A*, vol. 86, p. 032324, 2012. DOI: 10.1103/PhysRevA.86.032324
- [3] P. W. Shor, “Scheme for reducing decoherence in quantum computer memory,” *Phys. Rev. A*, vol. 52, no. 4, pp. 2493–2496, 1995. DOI: 10.1103/PhysRevA.52.R2493
- [4] M. A. Nielsen and I. L. Chuang, *Quantum Computation and Quantum Information*, Cambridge Univ. Press, 2010.
- [5] A. Kitaev, “Fault-tolerant quantum computation by anyons,” *Annals of Physics*, vol. 303, no. 1, pp. 2–30, 2003.
- [6] J. Kelly et al., “State preservation by repetitive error detection in a superconducting quantum circuit,” *Nature*, vol. 519, pp. 66–69, 2015. DOI: 10.1038/nature14270
- [7] Google Quantum AI, “Quantum supremacy using a programmable superconducting processor,” *Nature*, vol. 574, pp. 505–510, 2019. DOI: 10.1038/s41586-019-1666-5
- [8] X. Xue et al., “Computing with spin qubits in silicon,” *Nat. Rev. Mater.*, vol. 7, pp. 269–284, 2022. DOI: 10.1038/s41578-021-00357-w
- [9] A. Aspuru-Guzik and P. Walther, “Photonic quantum simulators,” *Nat. Phys.*, vol. 8, pp. 285–291, 2012. DOI: 10.1038/nphys2253
- [10] C. Gidney and M. Ekerå, “How to factor 2048-bit RSA integers in 8 hours using 20 million noisy qubits,” *Quantum*, vol. 5, p. 433, 2021. DOI: 10.22331/q-2021-04-15-433
- [11] D. Gottesman, “An introduction to quantum error correction and fault-tolerant quantum computation,” *Proc. Symp. Appl. Math.*, vol. 68, pp. 13–58, 2010.
- [12] C. K. Andersen et al., “Repeated quantum error detection in a surface code architecture,” *Nat. Phys.*, vol. 16, pp. 875–880, 2020. DOI: 10.1038/s41567-020-0920-y
- [13] S. Krinner et al., “Realizing repeated quantum error correction in a distance-three surface code,” *Nature*, vol. 605, pp. 669–674, 2022. DOI: 10.1038/s41586-022-04566-8
- [14] R. Versluis et al., “Scalable quantum circuits for error-corrected computation using superconducting qubits,” *Nat. Commun.*, vol. 7, p. 11417, 2016. DOI: 10.1038/ncomms11417
- [15] European Commission, “Quantum Flagship Strategic Research Agenda,” EU Publications Office, 2020.
- [16] M. Kjaergaard et al., “Superconducting qubits: Current state of play,” *Annu. Rev. Condens. Matter Phys.*, vol. 11, pp. 369–395, 2020.
- [17] C. Eichler and A. Wallraff, “Superconducting qubit systems at ETH Zürich,” *Rep. Prog. Phys.*, vol. 84, 2021.
- [19] J. M. Gambetta, J. M. Chow, and M. Steffen, “Building logical qubits in a superconducting architecture,” *npj Quantum Inf.*, vol. 3, p. 2, 2017.
- [20] R. Barends et al., “Superconducting quantum circuits with high-fidelity gates,” *Nature*, vol. 508, pp. 500–503, 2014.
- [21] J. Bylander et al., “Noise spectroscopy through dynamical decoupling,” *Nat. Phys.*, vol. 7, pp. 565–570, 2011.
- [22] Google Quantum AI, “Logical qubit performance using surface code cycles,” *Nature*, 2023.
- [23] C. Charbon et al., “Cryo-CMOS for quantum computing,” *IEEE Solid-State Circuits Mag.*, vol. 13, no. 1, pp. 48–62, 2021.

- [24] A. Ruffino et al., “Cryogenic control electronics for superconducting qubits,” *Nat. Electron.*, vol. 5, pp. 53–59, 2022.
- [25] OpenSuperQ Consortium, “European roadmap for superconducting quantum processors,” EU Quantum Flagship Report, 2021.
- [26] F. Vigneau et al., “CMOS-compatible silicon spin qubits,” *Nat. Commun.*, vol. 13, p. 3633, 2022.
- [27] IMEC Research, “Scalable quantum-dot arrays in CMOS,” *Nat. Electron.*, vol. 4, pp. 635–642, 2021.
- [28] X. Xue et al., “Two-qubit logic with silicon spin qubits,” *Nature*, vol. 601, pp. 343–347, 2022.
- [29] T. F. Watson et al., “A programmable quantum computer based on silicon spin qubits,” *Nature*, vol. 555, pp. 633–637, 2018.
- [30] J. Yoneda et al., “A high-fidelity quantum dot spin qubit in silicon,” *Nat. Nanotechnol.*, vol. 13, pp. 102–106, 2018.
- [31] M. Russ and G. Burkard, “Spin qubits in gated quantum dots,” *J. Phys: Condens. Matter*, vol. 29, 2017.
- [32] L. Petit et al., “Universal quantum logic in germanium spin qubits,” *Nature*, vol. 580, pp. 355–359, 2020.
- [33] A. M. J. Hendrickx et al., “A single-hole spin qubit in a CMOS device,” *Nature*, vol. 577, pp. 487–491, 2020.
- [34] Quantum Flagship QLSI Project, “Large-scale silicon qubit integration,” EU Report, 2021.
- [35] C. Hutin et al., “Industrial CMOS approach for scalable quantum computing,” *IEDM Tech. Dig.*, 2022.
- [36] University of Basel Quantum Computing Center, “Spin qubit coherence and scaling studies,” Institutional Report, 2022.
- [37] European Commission, *Horizon Europe Strategic Plan 2021–2027*, EU Publications Office, 2021.
- [38] EPFL Quantum Center, “Silicon and germanium spin-qubit research highlights,” Institutional Report, 2022.
- [39] QuTech (TU Delft), IMEC, and CEA-Leti, “European semiconductor platforms for scalable quantum processors,” *Quantum Flagship Technical Report*, 2021.
- [40] Quantum Flagship Consortium, “OpenSuperQ, QLSI, QTUNE: Roadmap Toward Fault-Tolerant Quantum Computing,” EU Quantum Technologies Report, 2022.
- [41] B. E. Kane, “A silicon-based nuclear spin quantum computer,” *Nature*, vol. 393, pp. 133–137, 1998.
- [42] A. M. J. Hendrickx et al., “A single-hole spin qubit,” *Nature*, vol. 577, pp. 487–491, 2020.
- [43] J. Yoneda et al., “A quantum-dot spin qubit with coherence limited by charge noise,” *Nature Nanotechnology*, vol. 13, pp. 102–106, 2018.
- [44] X. Xue et al., “Quantum computing with spin qubits in silicon,” *Nature Reviews Materials*, vol. 7, pp. 269–284, 2022.
- [45] A. G. Fowler, M. Mariantoni, J. M. Martinis, and A. N. Cleland, “Surface codes: Towards practical large-scale quantum computation,” *Phys. Rev. A* vol. 86, no. 3, 032324, 2012.
- [46] S. Patra et al., “Cryo-CMOS circuits and systems for quantum computing applications,” *IEEE Journal of Solid-State Circuits*, vol. 53, no. 1, pp. 309–321, 2018.
- [47] Swiss State Secretariat for Education, Research and Innovation (SERI), *Swiss Quantum Initiative: National Strategy and Roadmap*, Bern, Switzerland, 2021.
- [48] European Commission, *Quantum Flagship Strategic Research Agenda*, Brussels, Belgium, 2023.
- [49] OpenSuperQ Consortium, “OpenSuperQ: An open quantum computing platform in Europe,” *Quantum Science and Technology*, vol. 6, no. 2, 025010, 2021.